## AMENDMENTS TO THE CLAIMS:

Claims 1-150 (canceled)

1 191. (previously presented) A synchronous memory device including an array of memory cells, the synchronous memory

3 device comprises:

clock receiver circuitry to receive an external clock signal; input receiver circuitry to sample a first operation code in response to a rising edge transition of the external clock signal;

a programmable register to store a value which is representative of an amount of time to transpire before the memory device outputs data, wherein the memory device stores the value in the programmable register in response to the first operation code;

11 and

8

9

10

15

16

17

18

19

output driver circuitry to output data in response to a second operation code, wherein the data is output after the amount of time transpires, and wherein:

the output driver circuitry outputs a first portion of the data synchronously with respect to a rising edge transition of the external clock signal and outputs a second portion of the data synchronously with respect to a falling edge transition of the external clock signal.

3

1 152. (previously presented) The memory device of claim 151

2 wherein the first operation code is included in a control register

3 access packet.

153. (previously presented) The memory device of claim 152 wherein the first operation code and the value are included in the same control register access packet.

154. (previously presented) The memory device of claim 151 wherein the memory device is a synchronous dynamic random access memory.

135. (previously presented) The memory device of claim 151 wherein the input receiver circuitry receives the second operation code and address information.

456. (previously presented) The memory device of claim 155 wherein the input receiver circuitry receives the second operation code and the address information on consecutive clock cycles of the external clock signal.

457. (previously presented) The memory device of claim 151 wherein the amount of time is a number of clock cycles of the external clock signal.

B

1 158. (previously presented) The memory device of claim 151

2 wherein the input receiver circuitry receives a third operation

code, wherein the third operation code initiates a write operation

4 in the memory device.

1

159. (previously presented) The memory device of claim 158

wherein the input receiver circuitry receives the third operation

code and address information.

10

1 160. (previously presented) The memory device of claim 151

2 further including delay lock loop circuitry coupled to the clock

3 receiver circuitry to generate a first internal clock signal,

4 wherein the data is output in response to the first internal clock

5 signal.

1

161. (previously presented) The memory device of claim 151

wherein the output driver circuitry outputs the data onto a bus.

1

162. (previously presented) The memory device of claim 161

wherein the bus includes a set of signal lines to carry multiplexed

address information, data and control information.

P .

9

10

11

12

1 163. (currently amended) A method of operation of a synchronous memory device, wherein the memory device includes an

3 array of memory cells and a programmable register, the method of

4 operation of the memory device comprises:

sampling a first operation code synchronously with respect to

an external clock signal;

receiving a binary value which that is representative of an amount of time to transpire before the memory device outputs data in response to a second operation code, wherein the memory device stores the binary value in the programmable register in response to the first operation code;

sampling the second operation code; and

outputting the data after the amount of time transpires,
wherein a first portion of the data is output synchronously with
respect to a first transition of the external clock signal and a
second portion of the data is output synchronously with respect to
a second transition of the external clock signal.

19 164. (previously presented) The method of claim 163 wherein the second operation code is sampled synchronously with respect to the external clock signal.

1 165. (previously presented) The method of claim 163 wherein 2 the binary value is representative of a number of clock cycles of 3 the external clock signal.

1

4

5

1 166. (currently amended) The method of claim 166 further 2 including:

receiving block size information, wherein the block size information defines an amount of data to be output in response to the second operation code, wherein the memory device outputs the amount of data after the number of clock cycles of the external clock signal transpire.

167. (previously presented) The method of claim 163 further including receiving address information synchronously with respect to the external clock signal.

1 168. (currently amended) The method of claim 167 163 wherein 2 the address information and the second operation code are included 3 in a read request packet.

1 169. (previously presented) The method of claim 163 further 2 including receiving precharge information.

170. (previously presented) The method of claim 169 wherein the precharge information includes a binary bit, wherein, after accessing the data from the array of memory cells, the memory device retains contents of a plurality of sense amplifiers for a subsequent memory operation as a result of a first state of the binary bit.

1 191. (previously presented) The method of claim 193 wherein 2 the first transition of the external clock signal is a rising edge 3 transition and the second transition of the external clock signal 4 is a falling edge transition.

£ ()

(previously presented) The method of claim 171 wherein the first and second transitions of the external clock signal are consecutive transitions of the external clock signal.

1 473. (previously presented) The method of claim 165 wherein 2 the first operation code is sampled during an initialization 3 sequence after power is applied to the memory device.

1 174. (previously presented) The method of claim 163 wherein 2 the memory device outputs the data onto an external bus.

1 25. (previously presented) The method of claim 134 wherein
2 the external bus includes a set of signal lines to carry
3 multiplexed address information, data and control information.



1 previously presented) A method of controlling a

Rambus Inc

2 synchronous memory device by a memory controller, wherein the

memory device includes an array of memory cells and a programmable

register, the method of controlling the memory device comprises:

providing a first operation code to the memory device, wherein

6 the first operation code initiates an access of the programmable

register in the memory device in order to store a binary value;

8 providing the binary value to the memory device, wherein the

memory device stores the binary value in the programmable register

10 in response to the first operation code;

providing a second operation code to the memory device,

12 wherein the second operation code instructs the memory device to

13 accept data that is issued by the memory controller;

providing a first portion of the data to the memory device in

15 response to a rising edge transition of the external clock signal;

16 and

providing a second portion of the data to the memory device in

18 response to a falling edge transition of the external clock signal.

1 (previously presented) The method of claim 1/6 wherein

2 the binary value is representative of a delay time to transpire

3 before the memory device samples the data, and wherein the first

4 portion of the data is provided to the memory device after the

5 delay time transpires.

1 176. (previously presented) The method of claim 176 wherein the binary value is representative of a number of clock cycles of the external clock signal to transpire before the memory device samples the data, and wherein the first portion of the data is provided to the memory device after the number of clock cycles transpire.

0

3

179. (previously presented) The method of claim 176 wherein the binary value is representative of a delay time to transpire before the memory device outputs data in response to an operation code which instructs the memory device to output data.

26 1 100. (previously presented) The method of claim 176 further 2 including:

providing block size information to the memory device, wherein the block size information defines an amount of data to be accepted by the memory device in response to the second operation code.

20
1 187. (previously presented) The method of claim 178 further
2 including providing address information to the memory device.

182. (previously presented) The method of claim 181 wherein the address information and the second operation code are included in a write request packet.

26

1 483. (previously presented) The method of claim 176 wherein

2 the first operation code and the data are provided to the memory

device via an external bus.

34

33

184. (previously presented) The method of claim 183 wherein

2 the external bus includes a set of signal lines used to carry

3 multiplexed address information, the data and control information.

ろり

1

185. (previously presented) The method of claim 186 wherein

2 the second operation code includes precharge information.

1 186. (previously presented) A synchronous memory device,

2 wherein the memory device includes an array of memory cells, the

3 memory device comprises:

input receiver circuitry to sample a first operation code in

5 response to a first transition of an external clock signal;

a programmable register to store a binary value in response to the first operation code, wherein the binary value is representative of an amount of time to transpire before the memory

output driver circuitry to output data in response to a second operation code and after the amount of time transpires, wherein a first portion of the data is output in response to a second

13 transition of the external clock signal and a second portion of the

14 data is output in response to a third transition of the external

15 clock signal.

30
1 487. (previously presented) The memory device of claim 186
2 wherein the binary value is representative of a number of clock
3 cycles of the external clock signal.

36

286. (previously presented) The memory device of claim 186

2 wherein the second transition of the external clock signal is a

3 rising edge transition and the third transition of the external

clock signal is a falling edge transition.

3

1

1 29. (previously presented) The memory device of claim 488

2 wherein the second and third transitions of the external clock

3 signal are consecutive transitions.

490. (previously presented) The memory device of claim 189 wherein the first operation code and the binary value are included in a packet.

191. (previously presented) The memory device of claim 490 wherein the first operation code and the binary value are included in the same packet.

192. (previously presented) The memory device of claim 186 further including delay lock loop circuitry to generate a first internal clock signal, wherein the data is output in response to the first internal clock signal.

36 193. (previously presented) The memory device of claim 486 wherein the input receiver circuitry receives address information.

194. (previously presented) The memory device of claim 186 wherein the output driver circuitry outputs the data onto an external bus having a set of signal lines used to carry multiplexed address information, the data and control information.

1 195. (previously presented) The memory device of claim 194

2 wherein the input receiver circuitry samples the first operation

3 code from the external bus.

196. (previously presented) The memory device of claim 186 wherein the output driver circuitry and the input receiver circuitry are connected to a common pad.

1 497. (previously presented) The memory device of claim 186

2 wherein the memory device is a synchronous dynamic random access

3 memory.

-	$\mathfrak{U}_{\mathcal{D}}^{\mathcal{D}}$
1	198. (previously presented) A synchronous memory device
2	including an array of memory cells, wherein the memory device
3	comprises:
4	a programmable register to store a binary value;
5	a plurality of input receivers to sample first and second
6	operation codes synchronously with respect to an external clock
7	signal, wherein:
8	the first operation code initiates storage of the binary
,9	value in the programmable register; and
10	the second operation code initiates a read operation; and
11	a plurality of output drivers to output data in response to
12	the second operation code, wherein:
13	a first portion of the data is output synchronously with
L 4	respect to a rising edge transition of the external clock
15	signal; and
16	a second portion of the data is output synchronously with
L 7	respect to a falling edge transition of the external clock
L8	signal.
	49
1	199. (previously presented) The memory device of claim 196
2	wherein the first operation code is sampled synchronously with

1 499. (previously presented) The memory device of claim 498

2 wherein the first operation code is sampled synchronously with

3 respect to a first transition of the external clock signal and the

4 second operation code is sampled synchronously with respect to a

5 second transition of the external clock signal.

7

8

200. (previously presented) The memory device of claim 199

wherein the first operation code is included in a control register

access packet and the second operation code is included in a read

request packet.

201. (previously presented) The memory device of claim 200 wherein the read request packet includes address information.

202. (previously presented) The memory device of claim 198 wherein the array of memory cells includes dynamic memory cells.

203. (previously presented) The memory device of claim 202 wherein the memory device further includes a delay lock loop, coupled to the plurality of output drivers, to synchronize the outputting of data with the external clock signal.

204. (previously presented) The memory device of claim 203204. wherein the delay lock loop further includes:

a delay line to generate an internal clock signal, wherein the internal clock signal has a delay with respect to the external clock signal; and

a comparator to compare the internal clock signal with the external clock signal, wherein the delay of the internal clock signal is adjusted based on the comparison between the internal clock signal and the external clock signal.

205. (previously presented) The memory device of claim 198-2 wherein the second operation code includes precharge information.

206. (previously presented) The memory device of claim 2052 further including a plurality of sense amplifiers to access the
3 data from the array of memory cells, wherein the precharge
4 information initiates automatic precharge of the plurality of sense
5 amplifiers after the data is accessed from the array of memory
6 cells.

970 207. (previously presented) The memory device of claim 1980 wherein the binary value represents a device identifier.

1 208. (previously presented) The memory device of claim 198.
2 wherein the binary value represents a location of a defective
3 portion of the array of memory cells.

209. (previously presented) The memory device of claim 496 wherein the binary value represents a delay time.

1 210. (currently amended) The memory device of claim 203 198

2 wherein the first portion of data is output, in response to the

3 second operation code, after the delay time transpires.